

**Chapter-9 (Practice Questions)**


1. Show a complete timing diagram for a 3-bit up/down counter that goes through the following sequence. Indicate when the counter is in the UP mode and when it is in the DOWN mode. Assume positive edge-triggering. 0, 1, 2, 3, 2, 1, 2, 3, 4, 5, 6, 5, 4, 3, 2, 1, 0
2. Develop the Q output waveforms for a 74HC190 up/down counter with the input waveforms shown in Figure. A binary 0 is on the data inputs. Start with a count of 0000.




1. Repeat above Problem if the CTEN is inverted with the other inputs the same.
2. Determine the sequence of the counter in Figure.



1. Determine the sequence of the counter in Figure 9–74. Begin with the counter cleared.



1. Design a counter to produce the following sequence. Use J-K flip-flops. 00, 10, 01, 11, 00, ….
2. Design a counter to produce the following binary sequence. Use J-K flip-flops. 1, 4, 3, 5, 7, 6, 2, 1, ….
3. Design a counter to produce the following binary sequence. Use J-K flip-flops. 0, 9, 1, 8, 2, 7, 3, 6, 4, 5, 0, …
4. Design a binary counter with the sequence shown in the state diagram of Figure. (using D flip flop)



1. Design a counter by using D -flip flop only with the irregular binary count sequence shown in the state diagram of Fig. Include Next-state table, transition table, Karnaugh maps and final circuit.

